VLSI Verification Engineer - Verilog/c/c++

CareerDefine
  • Bangalore
  • 10-15 lakh
  • 3-8 years
  • 437 Views
  • 29 Jan 2016
dfdf

  • IT/ Information Technology

  • IT/ Technology - ERP/ CRM/ SCM
Job Description

- BS or MS degree, major in CSIE or EE/EC is preferred.

- 410+ year+ experiences.

- Good understanding and coding skill in SystemVerilog, Verilog and also C/C++.

- Familiar with ARM based architecture from system architecture, instruction set, and also memory subsystem and cache architecture.

- Experience in developing assertion based coverage driven constraint random verification methodologies eg UVM/VMM//OVM etc.

- Experience in SoC verification of different modules of connectivity combo chips.

- Experience in developing Perl script for regression configuration control and RTL/post simulation analysis

- Experience in developing the system test environment for whole chip verification in connectivity projects.

- Experience in developing the full chip verification test plan and automation script on connectivity projects

- Low power verification using UPF/CPF, CLP, MVRC or NLP


Competencies/Skill sets for this job

UPF/CPF CLP MVRC

Job Posted By

About Organisation

CareerDefine