Static Timing Analysis (sta)

Brainsearch Consulting
  • Bangalore, Delhi
  • 15-30 lakh
  • 5-10 years
  • 106 Views
  • 23 Jun 2015
dfdf

  • IT/ Information Technology

  • IT/ Technology - VLSI/ ASIC/ EDA/ Semiconductor
Job Description

Exp with top/block level timing closure (STA), timing closure methodologies. Good exp in EDA tools : Synopsys DC / DCT / DCG & Prime time. Good understanding of Deep Sub Micron topics.
Ability to understand clock tree design
Exp in Static Timing Analysis, sign-off criteria development. Expert in industry standard timing analysis methodology & tools like PrimeTime (Synopsys). Familiar with Simulation to Silicon correlation, library char, derate development etc


Job Posted By

Mandeep M
Account Manager

About Organisation

Brainsearch Consulting