Principal Engineer - Physical Design

CONNECTPRO MANAGEMENT CONSULTANTS PVT LTD
  • Bangalore
  • Confidential
  • 12-15 years
  • 141 Views
  • 30 Nov 2015
dfdf

  • Project/ Program Management IT

  • IT/ Technology - VLSI/ ASIC/ EDA/ Semiconductor, IT/ Technology - Embedded, IT/ Technology - Software/ Services
Job Description

Job Description:

Leads the top level partition and timing closure of the entire chip
Works on multiple highly complex blocks taking the RTL delivery from the design team, and take the block through all phases of back-end activities, including Synthesis, DFT insertion, Clock placemen t, Layout, Timing Closure, and Physical verification
Constantly interacts with design teams to provide feedback on quality of the design, feasibility, and other aspects such as power and area optimizations.


Competencies/Skill sets for this job

Timing Closure Rtl Physical Design Dft Physical Verification

Job Posted By