Working on full chip verification and OVM/UVM Methodology, System Verilog is a must with 2+years of recent work
Knowledge of Functional coverage using HVL language features or assertions a plus.
Good Knowledge Gate Level Simulations
Should be ARM based SoC verification only. No need to mention tools.
Proficiency in one scripting language like ,Perl, Python.