Hands on SOC Functional Verification Experience
Verification Expertise in System Verilog
Experience in using methodologies (UVM/ OVM/ VMM)
Experience developing Verification components from scratch
Experience in Test plan and Test Case creations.
Sound debugging skills
Code and functional coverage verification closure.
Scripting using TCL /Perl/Shell a plus.
Experience in deploying constraint random and assertion based verification environments from scratch.