Memory Layout Design Engineer

Sankalp Semiconductor Pvt. Ltd.
  • Bangalore
  • 10-15 lakh
  • 3-5 years
  • Views
  • 27 Oct 2016

  • IT/ Information Technology

  • IT/ Technology - VLSI/ ASIC/ EDA/ Semiconductor
Job Description


Hands on experience with layouts of important memory building blocks like control, sense amplifiers, I/O Blocks, bit cell array and decoders etc in compiler context.
Should have worked on 65nm / 45nm / 28nm process technologies .
Hands on experience with top level memory integration and DRC, LVS, Density verification and cleaning physicals across the compiler space.
Good handle on IR/EM related issues in memory layouts.
Must have worked on cadence tools for layout design and Cadence/Mentor/Synopsys tools for physical verification checks.
Strong knowledge of ultra-deep sub-micron layout design related challenges and good understanding of DFM guidelines.
Experience & or strong interest in memory compilers developed.
Excellent and demonstrated team player with ability to work with external customers and in cross functional teams.


Competencies/Skill sets for this job

Memory Layout Finfet Design

Job Posted By

About Organisation

Sankalp Semiconductor Pvt. Ltd.