Strong understanding of CPU architecture & micro-architecture.
Good knowledge of latest Power management architecture & verification methodologies.
Exp in verification coverage definition & closure.
Good in logical programming using C/C++ & Assembly
Good exposure to verification best practices & good debug skill in gate level environment.
Good working knowledge of Unix/Linux.
Knowledge of Verilog / System Verilog.
Will involve interfacing closely with architects & design team.