Participate in Block level Physical design of complex Chip/IPs.
Participate in STA and Timing Closure activities
Work with chip integration team closely in Timing closure
Complete the Block level/SoC Design including the Physical Design Verification
SoC physical design methodology
VLSI Design flows(Back end),
High speed designs,
Physical design issues in DSM