Physical design implementation of multimillion gate SoC
Work with the RTL design team on understanding design in context of physical design timing closure including development of timing constraints required for implementation.
DFT team on understanding DFT design in regards to physical design timing closure.
Work with Lead core and Top level timing closure activities. Develop new scripts/flows to improve the timing closure process.