Mixed Signal Layout Engineer
Developing full chip layout floor plan, deriving block layout constraints from design requirements.
Area efficient & parasitic aware block & IC layout.
Work with expert team to get the IC layout approved for ESD.
Run checkers on layout & take design to PG.
Support PG process through review ramp, MEBES, Job Deck.